• Inventors:
  • Assignees:
  • Publication Date: December 31, 1969
  • Publication Number:

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (42)

    Publication numberPublication dateAssigneeTitle
    GB-2438327-ANovember 21, 2007Dynetix Design Solutions IncRacecheck:a race logic analyzer program for digital integrated circuits
    US-2005283768-A1December 22, 2005Sanyo Electric Co., Ltd.Data flow graph processing method, reconfigurable circuit and processing apparatus
    US-2006048113-A1March 02, 2006Sanyo Electric Co., Ltd.Data flow graph processing method and processing apparatus provided with reconfigurable circuit
    US-2006064655-A1March 23, 2006Stefan HorethMethod and apparatus for locating circuit deviations
    US-2006075367-A1April 06, 2006Chan Terence WRaceCheck: A Race Logic Ana,yzer Program for Digital Integrated Circuits
    US-2007245270-A1October 18, 2007Steven TeigMethod for manufacturing a programmable system in package
    US-2008068042-A1March 20, 2008Steven TeigProgrammable system in package
    US-2008098339-A1April 24, 2008Chan Terence WRacecheck: a race logic analyzer program for digital integrated circuits
    US-2009083723-A1March 26, 2009International Business Machines CorporationFlattening Hierarchically Structured Flows
    US-2009249285-A1October 01, 2009Avaya Technology LlcAutomatic Generation of Run-Time Instrumenter
    US-2009249305-A1October 01, 2009Avaya Technology LlcSuper Nested Block Method to Minimize Coverage Testing Overhead
    US-2009249306-A1October 01, 2009Avaya Technology LlcOff-Line Program Analysis and Run-Time Instrumentation
    US-2009249309-A1October 01, 2009Avaya Inc.Efficient Program Instrumentation
    US-2010083185-A1April 01, 2010Kabushiki Kaisha ToshibaComputer program, multiprocessor system, and grouping method
    US-2014040855-A1February 06, 2014National Instruments CorporationOptimization of a Data Flow Program Based on Access Pattern Information
    US-2016179504-A1June 23, 2016Intel CorporationRefactoring data flow applications without source code changes or recompilation
    US-6986110-B1January 10, 2006Hewlett-Packard Development Company, L.P.Automated method and system for backtracing of instruction parameters from specified instruction in test cases
    US-7334203-B2February 19, 2008Dynetix Design Solutions, Inc.RaceCheck: a race logic analyzer program for digital integrated circuits
    US-7373621-B1May 13, 2008Altera CorporationConstraint-driven test generation for programmable logic device integrated circuits
    US-7373623-B2May 13, 2008Onespin Solutions GmbhMethod and apparatus for locating circuit deviations
    US-7530044-B2May 05, 2009Tabula, Inc.Method for manufacturing a programmable system in package
    US-7757191-B2July 13, 2010Chan Terence Wai-KwokRacecheck: a race logic analyzer program for digital integrated circuits
    US-7886280-B2February 08, 2011International Business Machines CorporationFlattening hierarchically structured flows
    US-7895584-B1February 22, 2011Xilinx, Inc.Translation of a program in a dynamically-typed language to a program in a hardware description language
    US-7895586-B2February 22, 2011Sanyo Electric Co., Ltd.Data flow graph processing method, reconfigurable circuit and processing apparatus
    US-7936074-B2May 03, 2011Tabula, Inc.Programmable system in package
    US-7941794-B2May 10, 2011Sanyo Electric Co., Ltd.Data flow graph processing method and processing apparatus provided with reconfigurable circuit
    US-8074211-B2December 06, 2011Kabushiki Kaisha ToshibaComputer program, multiprocessor system, and grouping method
    US-8201124-B1June 12, 2012Tabula, Inc.System in package and method of creating system in package
    US-8291399-B2October 16, 2012Avaya Inc.Off-line program analysis and run-time instrumentation
    US-8484623-B2July 09, 2013Avaya, Inc.Efficient program instrumentation
    US-8536713-B2September 17, 2013Tabula, Inc.System in package with heat sink
    US-8739145-B2May 27, 2014Avaya Inc.Super nested block method to minimize coverage testing overhead
    US-8752007-B2June 10, 2014Avaya Inc.Automatic generation of run-time instrumenter
    US-8806403-B1August 12, 2014Altera CorporationEfficient configuration of an integrated circuit device using high-level language
    US-8887154-B2November 11, 2014Imagine Communications Corp.Systems and methods for partitioning computing applications to optimize deployment resources
    US-9043747-B2May 26, 2015Imagine Communications Corp.Systems and methods for dynamic development and deployment of computing applications using blueprints
    US-9335977-B2May 10, 2016National Instruments CorporationOptimization of a data flow program based on access pattern information
    US-9529587-B2December 27, 2016Intel CorporationRefactoring data flow applications without source code changes or recompilation
    WO-2006039224-A2April 13, 2006Terence ChanRacecheck: a race logic analyzer program for digital integrated circuits
    WO-2006039224-A3August 09, 2007Terence ChanRacecheck: programme d'analyse de logique de concurrence pour circuits integres numeriques
    WO-2014138895-A1September 18, 2014Imagine Communications Corp.Systèmes et procédés permettant de partitionner des applications informatiques afin d'optimiser des ressources de déploiement